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[57] ABSTRACT
A beam-lead integrated circuit package assembly in-
cluding a beam-lead integrated circuit chip, a lead
frame array bonded to projecting fingers of the chip, a
rubber potting compound disposed around the chip
and an encapsulating molded plastic. The lead frame
array is prepared by photographic printing of a lead
pattern on a base metal sheet, selectively etching to
remove metal between leads and plating with gold.
Joining of the chip to the lead frame array is carried
out by thermocompression bonding of mating gold-
plated surfaces. A small amount of silicone rubber is
then applied to cover the chip and bonded joints, and
the package is encapsulated with epoxy resin, applied
by molding.
6 Claims, 4 Drawing Figures
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INTEGRATED CIRCUIT PACKAGE WITH LEAD cover of a plastic such as an epoxy resin. Integrated cir-
STRUCTURE AND METHOD OF PREPARING THE cuit packages embodying the invention are readily fab-
SAME ricated in a simple, low cost process, and the quality at-
ORIOIN OF THF INVFNTrON tained 'S high OW'ng tO the favorable characteristics ofOK101N Oh 1Mb I N V t N I l O N
 5 the gold.to.gold thermocompression bond and avoid-
The invention described herein was made by an em- ance of using wire leads, ceramic substrate and solder-
ployee of the United States Government and-may be ing steps. The etched lead array enables a high lead
manufactured and used by or for the Government of density, and effective hermetic sealing is realized by
the United States of America for governmental pur- means of the rubber arid molded plastic cover.
poses without the payment of any royalties thereon or 10 It is therefore an object of this invention to provide
therefor. an integrated circuit package assembly for beam -lead
BACKGROUND OF THE INVENTION integrated circuit chips.BACKUKUUINU Oh iHt I N V b N l l O N Another object is to provide an integrated circuit
This invention relates to integrated circuits and more package assembly having high-quality, unsoldered con-
particularly to packaging of integrated circuit chips. IS nections between the circuit chip and external leads.
Integrated circuit technology has been developed in Still another object is to provide an integrated circuit
recent years to the extent that reliable, high-density cir- package assembly that can be fabricated easioy at low
cuits can be produced at a very low cost. The major cost.
limitation on circuit or system size, as well as the major Yet another object is to provide a method of prepar-
element of overall cost, has become the circuit pack- 20 ing integrated circuit package assemblies. ,
age. Integrated circuit packages normally require a Other objects and advantages of the invention will be
large number of conductive leads connected to pads or apparent from the following detailed description and
contact points on the circuit chip and a protective insu- the appended claims.
and processing techniques have 25 BRIEF DESCRIPTION OF THE DRAWINGS
been used for packaging of integrated circuit chips, but FIG. 1 is an enlarged top plan view of a partially com-
the previous approaches have generally included one pleted integrated circuit package assembly embodying
or more disdavantageous features. One approach em- the invention;
ployed prefabricated metal-plastic or ceramic packages FIG. 2 is an enlarged sectional view, taken in the
in which the chips were mounted, with small-diameter 30 thickness direction, of a completed assembly;
wire leads being joined to the chip and the package FIG. 3 is a greatly enlarged isometric view, partly in
header by soldering. The required soldering operation section, of a portion of a beam lead integrated chip;
is tedious and time-consuming, and solder particles can and
serve as a source of contamination. Other packages FIG. 4 is a perspective view of apparatus for automat-
have been based on the use of a glass or ceramic sub- 35 ically bonding integrated circuit chips toolead frame ar-
strate for supporting a thin film lead structure, the sub- rays.
strate being inverted for joining of leads to the chip. Vi- nPSCRIPTION OF THF PRFFFRRFD
sual inspection of lead-to-chip bonds is precluded by DESCRI™'™ °F ™E ™EFERRED
the presence of a substrate in this type of package, and fcMBODIMhN I
an additional soldering or bonding step is required for 4" Referring to FIGS. 1 and 2 of the drawings, there is
connection to external leads. Still another approach shown an integrated circuit package assembly 10 made
has utilized a stamped-metal frame to which terminal up of a lead frame array 11, a beam-lead integrated cir-
points on the chip are joined by ultrasonic bonding. cuit chip 12, a rubbery potting compound 13 disposed
The attainable lead density in such package is limited around the chip and an outer molded plastic cover 14.
because of the stamping or die-cutting operation. An The lead frame array 11 has a plurality of spaced-apart,
improved integrated circuit package is needed to avoid gold-plated conductive leads 15 extending inwardly
the disadvantages of these approaches and to meet from a peripheral support frame 16 and converging
other requirements, in particular, a high-quality bond closer together at their junctures with contact points 17
between the chip contact points and the package leads, on the integrated circuit chip 12. The chip is disposed
a capability for service at higher temperatures than are in the center of the space enclosed by support frame 16
attainable with soldered joints and a simple, economi- and substantially coplanar with frame 16 and leads 15.
cal fabrication process. FIG. 3 shows a beam-lead integrated circuit chip of
SUMMARY OF THF INVENTION the tyP<5 tO whkh the invention «« especially applicable.SUMMARY F THE INVENTION
 Jhe chjp n has & siljcon wajef base lg within the
In the present invention an integrated circuit package upper surface of which a plurality of MOS junction de-
assembly is made up of a beam-lead integrated circuit vices 19 are provided, the junction devices having been
chip joined directly to a lead frame array by thermo- formed by gate-growth techniques. The junction de-
•compression bonding of mating gold-plated surfaces, vices are joined through thin layers of various materials
with the chip and joint area being covered by a rubbery ,- to a network of gold leads 20 having projecting fingers
potting compound and encapsulated in molded plastic. or beams 21 of increased thickness extending outward
The lead frame array is formed by photographically past the edge of the chip. The upper surfaces 17 of pro-
printing on a base metal sheet a pattern having inward- jecting beams serve as contact points for connection of
extending lead ends corresponding to the spacing of the chip to leads 15 of lead frame array 11. Between
contact points on the chip, etching to remove metal be-
 65 the network of gold leads 20 and the junction device 19
tween leads and plating with gold. After bonding the are interposed a layer 22 of palladium silicide, a layer
lead array to the chip, the package is completed by ap- 23 of titanium, and a barrier layer 24 of palladium. The
plication of a potting compound and a molded outer remainder of the upper surface of the chip is covered
'3
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with a layer 25 of silicon dioxide and a passivating layer
26 of silicon nitride. Beam-lead integrated circuit chips
of this type can be prepared by previously developed
techniques.
As shown in FIG. 2, the projecting beams 21 of chip
12 have their surfaces 17 joined directly to leads 15 of
lead frame array 11 by means of thermocompression
bonding. Lead frame 11 is made of a base-metal, pref-
erably Kovar, plated with a thin layer of gold. Minimum
contact resistance is characteristic of the gold-to-gold
bond, and the problems of contamination and de-
creased service temperature encountered with solder
joints are avoided. The chip and bonded lead surfaces
are encased in a rubbery potting compound 13, which
is preferably a high purity, space-grade silicone rubber.
This material insulates and protects the chip and
bonded lead areas, and its compressibility allows for
shrinkage of the outer plastic cover without damage to
the chip. The molded cover 14 hermetically seals and
encases the potted chip so that only leads 15 extend
outward. The cover material is selected to provide a
high thermal conductivity and a low coefficient of ther-
mal expansion, consistent with a capability for being
molded and other favorable properties. Although other .,
plastic resins can be used, epoxy resins are preferred.
In preparation of the integrated circuit package, the
lead frame is first formed by printing the desired pat-
tern on a base metal sheet and selectively etching away
the metal between leads. Best results are obtained by
using a Kovar alloy (typical composition in weight per-
cent: Cr, 5.75; Ni, 42.5; Si, 0.25, Mn, 0.50; C, 0.1; bal-
ance, iron) sheet about 5 mils thick. In a preferred pro-
cedure, the lead pattern artwork is laid out on a pattern
generator to a one-to-one scale. The pattern is then ex- 35
posed on the Kovar sheet using photolithography tech-
niques, the sheet having been coated with a suitable
photoresist. After development of the pattern the sheet
is etched to remove the metal between leads. Lead
frame arrays with a density up to 120 leads per chip can 40
be obtained by this means. The etched lead frame is
then plated with a thin layer of gold by conventional
techniques, with a thickness of 5 microns being suffi-
cient.
Bonding of the lead frame to the chip beams array is 45
carried out by positioning the chip on the lead frame so
that the lead ends of the array are in contact with the
projecting beams of the chip and applying heat and
pressure, a pressure of 100 grams and a temperature of
350° C being sufficient. The mating gold surfaces read- 50
ily form a high quality bond under these conditions.
Bonding can be facilitated by the use of a conventional
wabble bonder. Any necessary testing for electrical
function can be carried out by probing the bonds after
the leads are severed from the support frame. Bonding' 5
can also be checked by visual inspection under a micro-
scope.
After bonding, the rubbery potting compound is ap-
plied to cover the chip and bonded lead area. Normally
one drop of liquid polymer is sufficient for this purpose.
In order to avoid deposition of potting compound on
the remaining portion of the leads, the lead frame is
preferably masked off with Teflon tape prior to appli-
cation of the potting compound. In the absence of such
measure, small amounts of silicone on the leads would
function as a release agent and prevent adhesion of the
molding resin. The potting compound is of course al-
60
lowed to cure, which occurs within five minutes in tfie
case of silicones, prior to further processing.
The package assembly is completed by application of
a molded plastic cover. This operation is readily carried
out by use of conventional injection or transfer molding
techniques.
By adapting the process described above, fabrication
of in tegrated circuit chip package assemblies embody-
ing the invention can be accomplished automatically to
provide increased reliability and decreased costs. An
apparatus which can be used for this purpose is shown
in part in FIG. 4. The apparatus includes a stationary
base member 27 having a substantially flat upper sur-
face over which plastic tapes 28 and 29 are adapted to
move, tape 28 crossing over tape 29 at the center of the
upper surface of the base member. Tape 28 has lightly
affixed to its underside beam lead integrated circuit
chips 12 as shown in FIG. 3. Tape 29 has affixed to its
upper surface lead frame arrays 11 as described above.
The tapes are adapted to intersect so that beams leads
of the chips are brought into alinement with leads of
the lead frame array. Base member 27 has radially ex-
tending grooves 30 and 31 within which tapes 28 and
29 are maintained in alinement. A vertically movable
head 32 having a downwardly projecting bonding mem-
ber 33 is disposed over the point of intersection of the
two tapes. Tape 28 is penetrated by holes 23 over the
beam leads of the chips 12 so as to allow bonding mem-
ber 33 to make metal-to-metal contact and effect bond-
ing upon being forced downward. The tapes 28, 29
have holes 35 to enable controlled advancement by en-
gagement with fingers of a suitable sprocket or reel
(not shown). Bonding members 33 is provided with
suitable means (not shown) for attaining the desired
temperature and pressure for bonding. Head 32 is con-
trolled so as to move downward upon advancement of
each successive chip and lead frame array to alined po-
sition at the integration of the tapes.
While the invention is described above will respect to
a particular embodiment, it is to be understood that
various changes and modifications may be made by one
skilled in the art without departing from the invention.
I claim:
1. An integrated circuit package assembly compris-
ing:
a. an integrated circuit chip having a semiconductor
body and a plurality of spaced-apart precious metal
fingers deposited on said body and extending out-
ward slightly from the periphery of the body, flat
surfaces of said fingers forming a coplanar array of
elevated contact surfaces;
an array of spaced-apart, gold-plated sheet metal
leads of substantially uniform thickness formed by
printing a lead pattern on a base metal sheet, selec-
tively etching away the metal between leads and
plating with gold;
c. each of said leads having one end portion thereof
joined directly to one of said contact surfaces by
thermo-compression bonding;
d. a rubbery potting compound encapsulating said
chip and the bonded end portions of said leads; and
e. a molded plastic cover enclosing the encapsulated
chip, said leads extending through said cover and
being adapted to mate with external electrical con-
nectors.
2. The assembly of claim 1 wherein said rubbery pot-
ting compound is a silicone polymer.
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3. The assembly of claim 2 wherein said molded plas- sheet is about 5 mils thick.
tic is an epoxy resin.
 6 The asseinbly of claim 5 wherein the gold plating4. The assembly of claim 3 wherein said base metal
sheet is a Kovar alloy on s base metal sheet 1S about 5 microns thick.
5. The assembly of claim 4 wherein said base metal 5 * * * * *
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